




5<sup>th</sup> loop around micro-kernel




4<sup>th</sup> loop around micro-kernel




3<sup>rd</sup> loop around micro-kernel




2<sup>nd</sup> loop around micro-kernel



1<sup>st</sup> loop around microkernel



micro-kernel



- main memory
- L3 cache
- L2 cache
- L1 cache
- registers